Stacks Image 981
Steep transistors with subthreshold swings less than 60 mV/decade are attracting attention worldwide due to their promise to enable electronic systems operating at 300 mV and below. Interband tunneling or internal gain mechanisms in the gate enable the steep onset of current with gate voltage. This field has seen dramatic development over the last few years, however there is yet no consensus on materials or device architecture, and the mechanisms limiting current performance are the subject of wide study. There are an increasing number of projections about the application space for these transistors, which is now extending beyond digital into the analog domain. To refine understanding and accelerate development of these transistors, there has been a two- day workshop at the University of Notre Dame sponsored by the Semiconductor Research Corporation (SRC) and DARPA through the Semiconductor Technology Advanced Research Network (STARnet). This was an invited meeting of the leading researchers in steep transistor development, including participants from Europe, Asia, and the U.S. The intent of the two-day meeting was to share progress, improve understanding, and assess directions.